Skip to main content
    • English ‎(en)‎
      • English ‎(en)‎
      • Tamil ‎(ta)‎
      • عربي ‎(ar)‎
      • मराठी ‎(mr)‎
      • हिंदी ‎(hi)‎
      • বাংলা ‎(bn)‎
      • ਪੰਜਾਬੀ ‎(pan)‎
      • ગુજરાતી ‎(gu)‎
      • ଓଡ଼ିଆ ‎(or)‎
      • ಕನ್ನಡ ‎(kn)‎
    1. Labs
    2. VTU THEORY
    3. VTU Sem 3
    4. Analog and Digital Electronics
    5. Module-5 Registers and Counters

    state tables and graphs

    sequential parity checker

    counter design using SR and J K Flip Flops

    counters for other sequences

    design of Binary counters

    shift registers

    Parallel Adder with accumulator

    Registers and Register Transfers

    Skip Global search

    Global search

    Advanced search
    Data retention summary